Cross-Layer Optimization for Multilevel Cell STT-RAM Caches
نویسندگان
چکیده
منابع مشابه
Multilevel Optimization of Pipelined Caches
This paper formulates and shows how to solve the problem of selecting the cache size and depth of cache pipelining that maximizes the performance of a given instruction-set architecture. The solution combines trace-driven architectural simulations and the timing analysis of the physical implementation of the cache. Increasing cache size tends to improve performance but this improvement is limit...
متن کاملMitigating Read-disturbance Errors in STT-RAM Caches by Using Data Compression
Due to its high density and close-to-SRAM read latency, spin transfer torque RAM (STT-RAM) is considered one of the most-promising emerging memory technologies for designing large last level caches (LLCs). However, in deep sub-micron region, STT-RAM shows read-disturbance error (RDE) whereby a read operation may modify the stored data value and this presents a severe threat to performance and r...
متن کاملEnergy Optimizations of SRAM and STT-RAM Multi-Level Caches from 1995-2016
This paper reviews the cache designs of processors from 1995 until today, studying the development of multi-level caches, especially the chosen device technology, and how it has evolved with the needs of multi-core processors. It is found that SRAM, while fast, has the drawbacks of high energy use and a constant need for power, making it power for storage over an extended time. STT-RAM enters t...
متن کاملTechnology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM
Abstract Large last-level caches (LCs) are frequently used to bridge the performance and power gap between processor and memory. Although traditional processors implement caches as SRAMs, technologies such as STT-RAM (MRAM), and eDRAM have been used and/or considered for the implementation of LCs. Each of these technologies has inherent weaknesses: SRAM is relatively low density and has high le...
متن کاملA Review of STT-RAM, SRAM, and eDRAM and Methods of Optimization for Computer Architecture
The following Capstone Report seeks to outline difference in cache designs but more thoroughly into the computer architecture of STT-RAM, SRAM, eDRAM. It begins by outlining the use of cache followed by the different protocols for implementation including: direct mapping, fully associative, and set associative configurations. An area of interest in this study is implementing STT-RAM over SRAM b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2017
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2017.2665543